基于Verilog的4位全加器工程（包含整个QuartusII工程）

[{"title":"（ 290 个子文件 1.20MB ） 基于Verilog的4位全加器工程（包含整个QuartusII工程）","children":[{"title":"fadder.sim.rpt <span style='color:#111;'> 9.60KB </span>","children":null,"spread":false},{"title":"fadder.fit.smsg <span style='color:#111;'> 513B </span>","children":null,"spread":false},{"title":"fadder.sof <span style='color:#111;'> 821.38KB </span>","children":null,"spread":false},{"title":"fadder.pof <span style='color:#111;'> 2.00MB </span>","children":null,"spread":false},{"title":"fadder.dpf <span style='color:#111;'> 239B </span>","children":null,"spread":false},{"title":"......","children":null,"spread":false},{"title":"<span style='color:steelblue;'>文件过多，未全部展示</span>","children":null,"spread":false}],"spread":true}]