Vivado ICAPE3 实现IPROG对4个image的multiboot

[{"title":"（ 97 个子文件 1.46MB ） Vivado ICAPE3 实现IPROG对4个image的multiboot","children":[{"title":"project_multiboot","children":[{"title":"project_multiboot.xpr <span style='color:#111;'> 23.89KB </span>","children":null,"spread":false},{"title":"project_multiboot.cache","children":[{"title":"compile_simlib","children":[{"title":"riviera","children":null,"spread":false},{"title":"vcs","children":null,"spread":false},{"title":"xcelium","children":null,"spread":false},{"title":"activehdl","children":null,"spread":false},{"title":"questa","children":null,"spread":false}],"spread":true},{"title":"wt","children":[{"title":"project.wpc <span style='color:#111;'> 122B </span>","children":null,"spread":false},{"title":"synthesis_details.wdf <span style='color:#111;'> 100B </span>","children":null,"spread":false},{"title":"synthesis.wdf <span style='color:#111;'> 6.31KB </span>","children":null,"spread":false}],"spread":true}],"spread":true},{"title":"project_multiboot.ipdefs","children":null,"spread":false},{"title":"project_multiboot.ip_user_files","children":[{"title":"README.txt <span style='color:#111;'> 130B </span>","children":null,"spread":false},{"title":"sim_scripts","children":[{"title":"vio_0","children":[{"title":"riviera","children":[{"title":"glbl.v <span style='color:#111;'> 1.72KB </span>","children":null,"spread":false},{"title":"simulate.do <span style='color:#111;'> 336B </span>","children":null,"spread":false},{"title":"vio_0.sh <span style='color:#111;'> 4.70KB </span>","children":null,"spread":false},{"title":"compile.do <span style='color:#111;'> 397B </span>","children":null,"spread":false},{"title":"README.txt <span style='color:#111;'> 2.11KB </span>","children":null,"spread":false},{"title":"file_info.txt <span style='color:#111;'> 274B </span>","children":null,"spread":false},{"title":"vio_0.udo <span style='color:#111;'> 0B </span>","children":null,"spread":false},{"title":"wave.do <span style='color:#111;'> 32B </span>","children":null,"spread":false}],"spread":true},{"title":"vcs","children":[{"title":"glbl.v <span style='color:#111;'> 1.72KB </span>","children":null,"spread":false},{"title":"simulate.do <span style='color:#111;'> 11B </span>","children":null,"spread":false},{"title":"vio_0.sh <span style='color:#111;'> 6.56KB </span>","children":null,"spread":false},{"title":"README.txt <span style='color:#111;'> 2.11KB </span>","children":null,"spread":false},{"title":"file_info.txt <span style='color:#111;'> 274B </span>","children":null,"spread":false}],"spread":true},{"title":"xsim","children":[{"title":"elab.opt <span style='color:#111;'> 187B </span>","children":null,"spread":false},{"title":"xsim.ini <span style='color:#111;'> 28.02KB </span>","children":null,"spread":false},{"title":"cmd.tcl <span style='color:#111;'> 464B </span>","children":null,"spread":false},{"title":"glbl.v <span style='color:#111;'> 1.72KB </span>","children":null,"spread":false},{"title":"vio_0.sh <span style='color:#111;'> 5.94KB </span>","children":null,"spread":false},{"title":"vlog.prj <span style='color:#111;'> 287B </span>","children":null,"spread":false},{"title":"README.txt <span style='color:#111;'> 2.11KB </span>","children":null,"spread":false},{"title":"file_info.txt <span style='color:#111;'> 274B </span>","children":null,"spread":false}],"spread":true},{"title":"README.txt <span style='color:#111;'> 3.16KB </span>","children":null,"spread":false},{"title":"modelsim","children":[{"title":"glbl.v <span style='color:#111;'> 1.72KB </span>","children":null,"spread":false},{"title":"simulate.do <span style='color:#111;'> 352B </span>","children":null,"spread":false},{"title":"vio_0.sh <span style='color:#111;'> 4.79KB </span>","children":null,"spread":false},{"title":"compile.do <span style='color:#111;'> 446B </span>","children":null,"spread":false},{"title":"README.txt <span style='color:#111;'> 2.11KB </span>","children":null,"spread":false},{"title":"file_info.txt <span style='color:#111;'> 274B </span>","children":null,"spread":false},{"title":"vio_0.udo <span style='color:#111;'> 0B </span>","children":null,"spread":false},{"title":"wave.do <span style='color:#111;'> 32B </span>","children":null,"spread":false},{"title":"modelsim.ini <span style='color:#111;'> 119.66KB </span>","children":null,"spread":false}],"spread":true},{"title":"xcelium","children":[{"title":"glbl.v <span style='color:#111;'> 1.72KB </span>","children":null,"spread":false},{"title":"vio_0.sh <span style='color:#111;'> 5.57KB </span>","children":null,"spread":false},{"title":"README.txt <span style='color:#111;'> 2.05KB </span>","children":null,"spread":false},{"title":"file_info.txt <span style='color:#111;'> 274B </span>","children":null,"spread":false},{"title":"run.f <span style='color:#111;'> 180B </span>","children":null,"spread":false}],"spread":true},{"title":"activehdl","children":[{"title":"glbl.v <span style='color:#111;'> 1.72KB </span>","children":null,"spread":false},{"title":"simulate.do <span style='color:#111;'> 336B </span>","children":null,"spread":false},{"title":"vio_0.sh <span style='color:#111;'> 4.70KB </span>","children":null,"spread":false},{"title":"compile.do <span style='color:#111;'> 403B </span>","children":null,"spread":false},{"title":"README.txt <span style='color:#111;'> 2.11KB </span>","children":null,"spread":false},{"title":"file_info.txt <span style='color:#111;'> 274B </span>","children":null,"spread":false},{"title":"vio_0.udo <span style='color:#111;'> 0B </span>","children":null,"spread":false},{"title":"wave.do <span style='color:#111;'> 32B </span>","children":null,"spread":false}],"spread":false},{"title":"questa","children":[{"title":"elaborate.do <span style='color:#111;'> 168B </span>","children":null,"spread":false},{"title":"glbl.v <span style='color:#111;'> 1.72KB </span>","children":null,"spread":false},{"title":"simulate.do <span style='color:#111;'> 236B </span>","children":null,"spread":false},{"title":"vio_0.sh <span style='color:#111;'> 4.96KB </span>","children":null,"spread":false},{"title":"compile.do <span style='color:#111;'> 438B </span>","children":null,"spread":false},{"title":"README.txt <span style='color:#111;'> 2.11KB </span>","children":null,"spread":false},{"title":"file_info.txt <span style='color:#111;'> 274B </span>","children":null,"spread":false},{"title":"vio_0.udo <span style='color:#111;'> 0B </span>","children":null,"spread":false},{"title":"wave.do <span style='color:#111;'> 32B </span>","children":null,"spread":false}],"spread":false}],"spread":true}],"spread":true},{"title":"ip","children":[{"title":"vio_0","children":[{"title":"vio_0.vho <span style='color:#111;'> 3.22KB </span>","children":null,"spread":false},{"title":"vio_0_stub.v <span style='color:#111;'> 1.29KB </span>","children":null,"spread":false},{"title":"vio_0_stub.vhdl <span style='color:#111;'> 1.36KB </span>","children":null,"spread":false},{"title":"vio_0.veo <span style='color:#111;'> 2.98KB </span>","children":null,"spread":false}],"spread":true}],"spread":true}],"spread":true},{"title":"project_multiboot.runs","children":[{"title":"vio_0_synth_1","children":null,"spread":false},{"title":"synth_3","children":null,"spread":false},{"title":"synth_2","children":null,"spread":false},{"title":"synth_4","children":null,"spread":false},{"title":"synth_1","children":null,"spread":false}],"spread":true},{"title":"vivado.log <span style='color:#111;'> 15.72KB </span>","children":null,"spread":false},{"title":"project_multiboot.gen","children":[{"title":"sources_1","children":[{"title":"ip","children":[{"title":"vio_0","children":[{"title":"vio_0_sim_netlist.vhdl <span style='color:#111;'> 745.54KB </span>","children":null,"spread":false},{"title":"vio_0_ooc.xdc <span style='color:#111;'> 2.39KB </span>","children":null,"spread":false},{"title":"synth","children":[{"title":"vio_0.v <span style='color:#111;'> 49.47KB </span>","children":null,"spread":false}],"spread":true},{"title":"doc","children":[{"title":"vio_v3_0_changelog.txt <span style='color:#111;'> 6.10KB </span>","children":null,"spread":false}],"spread":false},{"title":"vio_0.xml <span style='color:#111;'> 1.25MB </span>","children":null,"spread":false},{"title":"vio_0.vho <span style='color:#111;'> 3.22KB </span>","children":null,"spread":false},{"title":"sim","children":[{"title":"vio_0.v <span style='color:#111;'> 2.40KB </span>","children":null,"spread":false}],"spread":false},{"title":"vio_0_stub.v <span style='color:#111;'> 1.29KB </span>","children":null,"spread":false},{"title":"vio_0_stub.vhdl <span style='color:#111;'> 1.36KB </span>","children":null,"spread":false},{"title":"vio_0.xdc <span style='color:#111;'> 5.11KB </span>","children":null,"spread":false},{"title":"hdl","children":[{"title":"verilog","children":[{"title":"ltlib_v1_0_0_lib_fn.vh <span style='color:#111;'> 3.35KB </span>","children":null,"spread":false},{"title":"xsdbs_v1_0_2_i2x.vh <span style='color:#111;'> 2.09KB </span>","children":null,"spread":false},{"title":"xsdbs_v1_0_2_in.vh <span style='color:#111;'> 3.24KB </span>","children":null,"spread":false},{"title":"ltlib_v1_0_0_ver.vh <span style='color:#111;'> 3.19KB </span>","children":null,"spread":false}],"spread":false},{"title":"vio_v3_0_22_vio_include.v <span style='color:#111;'> 21.50KB </span>","children":null,"spread":false},{"title":"ltlib_v1_0_vl_rfs.v <span style='color:#111;'> 91.54KB </span>","children":null,"spread":false},{"title":"xsdbs_v1_0_vl_rfs.v <span style='color:#111;'> 39.74KB </span>","children":null,"spread":false},{"title":"vio_v3_0_syn_rfs.v <span style='color:#111;'> 376.10KB </span>","children":null,"spread":false}],"spread":false},{"title":"vio_0_sim_netlist.v <span style='color:#111;'> 420.25KB </span>","children":null,"spread":false},{"title":"vio_0.dcp <span style='color:#111;'> 140.56KB </span>","children":null,"spread":false},{"title":"vio_0.veo <span style='color:#111;'> 2.98KB </span>","children":null,"spread":false}],"spread":false}],"spread":true}],"spread":true}],"spread":true},{"title":"vivado.jou <span style='color:#111;'> 1.01KB </span>","children":null,"spread":false},{"title":"project_multiboot.srcs","children":[{"title":"utils_1","children":[{"title":"imports","children":[{"title":"imports","children":[{"title":"synth_g","children":[{"title":"Multiboot_top.dcp <span style='color:#111;'> 29.27KB </span>","children":null,"spread":false}],"spread":true},{"title":"synth_1","children":[{"title":"Multiboot_top.dcp <span style='color:#111;'> 29.37KB </span>","children":null,"spread":false}],"spread":false}],"spread":true},{"title":"synth_3","children":[{"title":"Multiboot_top.dcp <span style='color:#111;'> 29.45KB </span>","children":null,"spread":false}],"spread":true},{"title":"synth_4","children":[{"title":"Multiboot_top.dcp <span style='color:#111;'> 29.37KB </span>","children":null,"spread":false}],"spread":false}],"spread":true}],"spread":true},{"title":"constrs_1","children":[{"title":"new","children":[{"title":"pinout.xdc <span style='color:#111;'> 244B </span>","children":null,"spread":false},{"title":"multi.xdc <span style='color:#111;'> 827B </span>","children":null,"spread":false}],"spread":true}],"spread":true},{"title":"sources_1","children":[{"title":"new","children":[{"title":"top.v <span style='color:#111;'> 5.43KB </span>","children":null,"spread":false}],"spread":true},{"title":"ip","children":[{"title":"vio_0","children":[{"title":"vio_0.xci <span style='color:#111;'> 108.36KB </span>","children":null,"spread":false}],"spread":false}],"spread":false}],"spread":true},{"title":"constrs_g","children":[{"title":"imports","children":[{"title":"new","children":[{"title":"multi_g.xdc <span style='color:#111;'> 581B </span>","children":null,"spread":false},{"title":"pinout.xdc <span style='color:#111;'> 244B </span>","children":null,"spread":false}],"spread":false}],"spread":false}],"spread":true}],"spread":true},{"title":"project_multiboot.hw","children":[{"title":"project_multiboot.lpr <span style='color:#111;'> 290B </span>","children":null,"spread":false}],"spread":true},{"title":"archive_project_summary.txt <span style='color:#111;'> 6.56KB </span>","children":null,"spread":false}],"spread":false}],"spread":true}]