Xilinx 自带xadc ADC 12Bit verilog模块
1、此程序运行在Zynq xc7z020上，不同的xilinx器件，可以选择ip report来升级一下，搞不通了CSDN联系我。
2、利用xiinx 自带的xadc模块来实现adc采样
3、ADC 12bit，最高1Msps
4、输入时钟频率100M，可在ip核里修改
文件下载
资源详情
[{"title":"（ 62 个子文件 29.42MB ） Xilinx 自带xadc ADC 12Bit verilog模块","children":[{"title":"xadc_top.sv <span style='color:#111;'> 10.30KB </span>","children":null,"spread":false},{"title":"说明.docx <span style='color:#111;'> 162.28KB </span>","children":null,"spread":false},{"title":"ip","children":[{"title":"xadc_wiz_0","children":[{"title":"xadc_wiz_0.veo <span style='color:#111;'> 4.88KB </span>","children":null,"spread":false},{"title":"xadc_wiz_0_sim_netlist.vhdl <span style='color:#111;'> 5.42KB </span>","children":null,"spread":false},{"title":"xadc_wiz_0","children":[{"title":"simulation","children":[{"title":"timing","children":[{"title":"design.txt <span style='color:#111;'> 667B </span>","children":null,"spread":false}],"spread":true}],"spread":true}],"spread":true},{"title":"xadc_wiz_0.v <span style='color:#111;'> 9.67KB </span>","children":null,"spread":false},{"title":"design.txt <span style='color:#111;'> 667B </span>","children":null,"spread":false},{"title":"xadc_wiz_0.xci <span style='color:#111;'> 71.22KB </span>","children":null,"spread":false},{"title":"doc","children":[{"title":"xadc_wiz_v3_3_changelog.txt <span style='color:#111;'> 5.76KB </span>","children":null,"spread":false}],"spread":true},{"title":"xadc_wiz_0.dcp <span style='color:#111;'> 12.08KB </span>","children":null,"spread":false},{"title":"xadc_wiz_0.xml <span style='color:#111;'> 283.93KB </span>","children":null,"spread":false},{"title":"xadc_wiz_0_stub.v <span style='color:#111;'> 2.52KB </span>","children":null,"spread":false},{"title":"xadc_wiz_0_ooc.xdc <span style='color:#111;'> 2.42KB </span>","children":null,"spread":false},{"title":"xadc_wiz_0_stub.vhdl <span style='color:#111;'> 2.63KB </span>","children":null,"spread":false},{"title":"xadc_wiz_0.vho <span style='color:#111;'> 5.09KB </span>","children":null,"spread":false},{"title":"xadc_wiz_0.xdc <span style='color:#111;'> 2.37KB </span>","children":null,"spread":false},{"title":"xadc_wiz_0_sim_netlist.v <span style='color:#111;'> 6.47KB </span>","children":null,"spread":false}],"spread":false},{"title":"ila_xadc","children":[{"title":"ila_xadc.xml <span style='color:#111;'> 4.52MB </span>","children":null,"spread":false},{"title":"ila_xadc_stub.vhdl <span style='color:#111;'> 1.79KB </span>","children":null,"spread":false},{"title":"ila_xadc.dcp <span style='color:#111;'> 752.25KB </span>","children":null,"spread":false},{"title":"synth","children":[{"title":"ila_xadc.v <span style='color:#111;'> 140.91KB </span>","children":null,"spread":false}],"spread":true},{"title":"doc","children":[{"title":"ila_v6_2_changelog.txt <span style='color:#111;'> 6.54KB </span>","children":null,"spread":false}],"spread":true},{"title":"ila_xadc_sim_netlist.vhdl <span style='color:#111;'> 4.19MB </span>","children":null,"spread":false},{"title":"ila_xadc_ooc.xdc <span style='color:#111;'> 2.39KB </span>","children":null,"spread":false},{"title":"ila_xadc.veo <span style='color:#111;'> 3.20KB </span>","children":null,"spread":false},{"title":"ila_v6_2","children":[{"title":"constraints","children":[{"title":"ila_impl.xdc <span style='color:#111;'> 7.41KB </span>","children":null,"spread":false},{"title":"ila.xdc <span style='color:#111;'> 21.76KB </span>","children":null,"spread":false}],"spread":true}],"spread":true},{"title":"ila_xadc_sim_netlist.v <span style='color:#111;'> 2.25MB </span>","children":null,"spread":false},{"title":"sim","children":[{"title":"ila_xadc.v <span style='color:#111;'> 2.56KB </span>","children":null,"spread":false}],"spread":false},{"title":"ila_xadc_stub.v <span style='color:#111;'> 1.57KB </span>","children":null,"spread":false},{"title":"ila_xadc.xci <span style='color:#111;'> 406.55KB </span>","children":null,"spread":false},{"title":"hdl","children":[{"title":"verilog","children":[{"title":"ila_v6_2_11_ila_lparam.vh <span style='color:#111;'> 1.04MB </span>","children":null,"spread":false},{"title":"xsdbm_v3_0_0_bsid_ports.vh <span style='color:#111;'> 812B </span>","children":null,"spread":false},{"title":"xsdbm_v3_0_0_bs_ext.vh <span style='color:#111;'> 32.94KB </span>","children":null,"spread":false},{"title":"xsdbm_v3_0_0_bs_core_vec.vh <span style='color:#111;'> 30.92KB </span>","children":null,"spread":false},{"title":"ltlib_v1_0_0_lib_fn.vh <span style='color:#111;'> 3.35KB </span>","children":null,"spread":false},{"title":"xsdbm_v3_0_0_bs_ports.vh <span style='color:#111;'> 7.75KB </span>","children":null,"spread":false},{"title":"xsdbs_v1_0_2_i2x.vh <span style='color:#111;'> 2.09KB </span>","children":null,"spread":false},{"title":"xsdbs_v1_0_2_in.vh <span style='color:#111;'> 3.24KB </span>","children":null,"spread":false},{"title":"ila_v6_2_11_ila_param.vh <span style='color:#111;'> 104.49KB </span>","children":null,"spread":false},{"title":"xsdbm_v3_0_0_in.vh <span style='color:#111;'> 3.61KB </span>","children":null,"spread":false},{"title":"xsdbm_v3_0_0_bs_core_ext.vh <span style='color:#111;'> 34.19KB </span>","children":null,"spread":false},{"title":"ltlib_v1_0_0_ver.vh <span style='color:#111;'> 3.19KB </span>","children":null,"spread":false},{"title":"xsdbm_v3_0_0_icn.vh <span style='color:#111;'> 1.43KB </span>","children":null,"spread":false},{"title":"ila_v6_2_11_ila_in.vh <span style='color:#111;'> 41.43KB </span>","children":null,"spread":false},{"title":"xsdbm_v3_0_0_i2x.vh <span style='color:#111;'> 2.09KB </span>","children":null,"spread":false},{"title":"xsdbm_v3_0_0_bsid_vec_ports.vh <span style='color:#111;'> 860B </span>","children":null,"spread":false},{"title":"xsdbm_v3_0_0_bs_vec.vh <span style='color:#111;'> 29.59KB </span>","children":null,"spread":false},{"title":"ila_v6_2_11_ila_lib_fn.vh <span style='color:#111;'> 3.48KB </span>","children":null,"spread":false},{"title":"xsdbm_v3_0_0_id_map.vh <span style='color:#111;'> 6.88KB </span>","children":null,"spread":false},{"title":"xsdbm_v3_0_0_id_vec_map.vh <span style='color:#111;'> 6.83KB </span>","children":null,"spread":false},{"title":"ila_v6_2_11_ila_ver.vh <span style='color:#111;'> 5.75KB </span>","children":null,"spread":false},{"title":"xsdbm_v3_0_0_bs_core.vh <span style='color:#111;'> 34.06KB </span>","children":null,"spread":false},{"title":"xsdbm_v3_0_0_sl_prt_map.vh <span style='color:#111;'> 22.29KB </span>","children":null,"spread":false},{"title":"xsdbm_v3_0_0_bs.vh <span style='color:#111;'> 32.82KB </span>","children":null,"spread":false}],"spread":false},{"title":"ila_v6_2_syn_rfs.v <span style='color:#111;'> 592.88KB </span>","children":null,"spread":false},{"title":"fifo_generator_v13_1_vhsyn_rfs.vhd <span style='color:#111;'> 2.32MB </span>","children":null,"spread":false},{"title":"blk_mem_gen_v8_4_vhsyn_rfs.vhd <span style='color:#111;'> 14.19MB </span>","children":null,"spread":false},{"title":"xsdbm_v3_0_vl_rfs.v <span style='color:#111;'> 661.50KB </span>","children":null,"spread":false},{"title":"blk_mem_gen_v8_3_vhsyn_rfs.vhd <span style='color:#111;'> 14.18MB </span>","children":null,"spread":false},{"title":"ltlib_v1_0_vl_rfs.v <span style='color:#111;'> 90.03KB </span>","children":null,"spread":false},{"title":"xsdbs_v1_0_vl_rfs.v <span style='color:#111;'> 38.24KB </span>","children":null,"spread":false}],"spread":false}],"spread":false}],"spread":true}],"spread":true}]
评论信息
其他资源
- 信息学奥赛一本通 c++版第五版 随书光盘ppt课件
- flus软件操作文档
- 配音网站源码模板
- 基于ad-hoc的车联网mac协议vemac仿真
- SQL标准(ISO/IEC 9075) 2016
- FPGA入门进阶及图像处理算法开发教程
- cc2650蓝牙芯片软件开发指导说明文件（中文）
- ASP.net版校园零食网站
- ArcSoft ShowBiz5-官方原版安装包
- 学生成绩管理系统C语言
- 易特进销存商贸版II v6.7版 真正去暗桩破解版
- Python实现抢购IPhone手机
- 跷跷板小车程序PID算法示例
- LMS算法最速下降法，和迭代次数误差分析
- Excel函数大全完整版.xls
- Reliability, Availability and Serviceability on Linux.pdf
- 中国质量协会的防错设计培训文件-完整中文电子版（75页）
- VB操作远程mysql数据库源码
- 最新暴风魔镜sdk
- 驾校网站源码
- bouml for linux 64
- PCAnyWhere 12.5 英文版 (Crack) part4
- 机房监控系统（艾默生）
- H5拼图小游戏
免责申明
【只为小站】的资源来自网友分享，仅供学习研究，请务必在下载后24小时内给予删除，不得用于其他任何用途，否则后果自负。基于互联网的特殊性，【只为小站】 无法对用户传输的作品、信息、内容的权属或合法性、合规性、真实性、科学性、完整权、有效性等进行实质审查；无论 【只为小站】 经营者是否已进行审查，用户均应自行承担因其传输的作品、信息、内容而可能或已经产生的侵权或权属纠纷等法律责任。
本站所有资源不代表本站的观点或立场，基于网友分享，根据中国法律《信息网络传播权保护条例》第二十二条之规定，若资源存在侵权或相关问题请联系本站客服人员，zhiweidada#qq.com，请把#换成@，本站将给予最大的支持与配合，做到及时反馈和处理。关于更多版权及免责申明参见 版权及免责申明
本站所有资源不代表本站的观点或立场，基于网友分享，根据中国法律《信息网络传播权保护条例》第二十二条之规定，若资源存在侵权或相关问题请联系本站客服人员，zhiweidada#qq.com，请把#换成@，本站将给予最大的支持与配合，做到及时反馈和处理。关于更多版权及免责申明参见 版权及免责申明