基于cyclone2 FPGA设计Verilog实现4位电子密码锁并数码管显示quartus13.0工程文件.zip

[{"title":"（ 283 个子文件 1.45MB ） 基于cyclone2 FPGA设计Verilog实现4位电子密码锁并数码管显示quartus13.0工程文件.zip","children":[{"title":"Waveform35.vwf <span style='color:#111;'> 34.88KB </span>","children":null,"spread":false},{"title":"Waveform8.vwf <span style='color:#111;'> 30.82KB </span>","children":null,"spread":false},{"title":"testkeshe.done <span style='color:#111;'> 26B </span>","children":null,"spread":false},{"title":"testkeshe.flow.rpt <span style='color:#111;'> 8.39KB </span>","children":null,"spread":false},{"title":"Waveform3.vwf <span style='color:#111;'> 25.42KB </span>","children":null,"spread":false},{"title":"......","children":null,"spread":false},{"title":"<span style='color:steelblue;'>文件过多，未全部展示</span>","children":null,"spread":false}],"spread":true}]