xc7a100tfgg484芯片参考设计

[{"title":"（ 58 个子文件 18.79MB ） xc7a100tfgg484芯片参考设计","children":[{"title":"A100T_PCB_XIA_20220516","children":[{"title":"Power.SchDoc <span style='color:#111;'> 215.50KB </span>","children":null,"spread":false},{"title":"A100T_PCB.PcbDoc.htm <span style='color:#111;'> 4.40KB </span>","children":null,"spread":false},{"title":"A100T_PCB.PcbDoc <span style='color:#111;'> 6.27MB </span>","children":null,"spread":false},{"title":"Project Logs for 0516A100T_PCB","children":[{"title":"FPGA_Config SCH ECO 2022-5-16 13-39-35.LOG <span style='color:#111;'> 66B </span>","children":null,"spread":false},{"title":"A100T_PCB PCB ECO 2022-5-16 13-40-06.LOG <span style='color:#111;'> 65B </span>","children":null,"spread":false},{"title":"A100T_PCB PCB ECO 2022-5-16 13-42-56.LOG <span style='color:#111;'> 201B </span>","children":null,"spread":false},{"title":"FPGA_Config SCH ECO 2022-5-16 13-42-37.LOG <span style='color:#111;'> 134B </span>","children":null,"spread":false}],"spread":true},{"title":"__Previews","children":[{"title":"FPGA_IO2.SchDocPreview <span style='color:#111;'> 148.08KB </span>","children":null,"spread":false},{"title":"ETH_PHY.SchDocPreview <span style='color:#111;'> 166.27KB </span>","children":null,"spread":false},{"title":"FPGA_DDR3.SchDocPreview <span style='color:#111;'> 195.75KB </span>","children":null,"spread":false},{"title":"FPGA_3.SchDocPreview <span style='color:#111;'> 107.01KB </span>","children":null,"spread":false},{"title":"FPGA.SchDocPreview <span style='color:#111;'> 188.04KB </span>","children":null,"spread":false},{"title":"FPGA_PWR.SchDocPreview <span style='color:#111;'> 206.42KB </span>","children":null,"spread":false},{"title":"FPGA_IO.SchDocPreview <span style='color:#111;'> 156.41KB </span>","children":null,"spread":false},{"title":"FPGA_4.SchDocPreview <span style='color:#111;'> 31.92KB </span>","children":null,"spread":false},{"title":"DDR3.SchDocPreview <span style='color:#111;'> 31.78KB </span>","children":null,"spread":false},{"title":"FPGA_Config.SchDocPreview <span style='color:#111;'> 211.01KB </span>","children":null,"spread":false},{"title":"FPGA_IO1.SchDocPreview <span style='color:#111;'> 241.19KB </span>","children":null,"spread":false},{"title":"FPGA_2.SchDocPreview <span style='color:#111;'> 174.60KB </span>","children":null,"spread":false},{"title":"FPGA_PWR.$$$Preview <span style='color:#111;'> 80.21KB </span>","children":null,"spread":false},{"title":"Power.SchDocPreview <span style='color:#111;'> 184.01KB </span>","children":null,"spread":false},{"title":"FPGA_1.SchDocPreview <span style='color:#111;'> 188.17KB </span>","children":null,"spread":false}],"spread":false},{"title":"FPGA_Config.SchDoc <span style='color:#111;'> 950.00KB </span>","children":null,"spread":false},{"title":"History","children":null,"spread":false},{"title":"ETH_PHY.SchDoc <span style='color:#111;'> 247.00KB </span>","children":null,"spread":false},{"title":"0516A100T_PCB.PrjPcbStructure <span style='color:#111;'> 640B </span>","children":null,"spread":false},{"title":"布线修改记录.txt <span style='color:#111;'> 25B </span>","children":null,"spread":false},{"title":"A100T_PCB_20220516.zip <span style='color:#111;'> 3.45MB </span>","children":null,"spread":false},{"title":"Free Documents.IntLib <span style='color:#111;'> 22.00KB </span>","children":null,"spread":false},{"title":"调试记录.txt <span style='color:#111;'> 128B </span>","children":null,"spread":false},{"title":"FPGA_DDR3.SchDoc <span style='color:#111;'> 402.00KB </span>","children":null,"spread":false},{"title":"Project Outputs for 0312A100T_PCB","children":[{"title":"Design Rule Check - A100T_PCB.drc <span style='color:#111;'> 2.18KB </span>","children":null,"spread":false},{"title":"0312A100T_PCB.xlsx <span style='color:#111;'> 14.13KB </span>","children":null,"spread":false},{"title":"Design Rule Check - A100T_PCB.html <span style='color:#111;'> 11.94KB </span>","children":null,"spread":false}],"spread":false},{"title":"FPGA_IO2.SchDoc <span style='color:#111;'> 636.50KB </span>","children":null,"spread":false},{"title":"Project Logs for 0312A100T_PCB","children":[{"title":"A100T_PCB PCB ECO 2022-03-13 14-55-07.LOG <span style='color:#111;'> 940B </span>","children":null,"spread":false},{"title":"A100T_PCB PCB ECO 2022-03-20 18-56-58.LOG <span style='color:#111;'> 42B </span>","children":null,"spread":false},{"title":"A100T_PCB PCB ECO 2022-03-12 19-50-30.LOG <span style='color:#111;'> 2.55KB </span>","children":null,"spread":false},{"title":"A100T_PCB PCB ECO 2022-03-13 14-47-32.LOG <span style='color:#111;'> 376B </span>","children":null,"spread":false},{"title":"ETH_PHY SCH ECO 2022-03-13 14-52-26.LOG <span style='color:#111;'> 0B </span>","children":null,"spread":false},{"title":"A100T_PCB PCB ECO 2022-3-27 16-01-08.LOG <span style='color:#111;'> 562B </span>","children":null,"spread":false},{"title":"A100T_PCB PCB ECO 2022-03-13 14-49-00.LOG <span style='color:#111;'> 94B </span>","children":null,"spread":false},{"title":"A100T_PCB PCB ECO 2022-03-12 19-56-26.LOG <span style='color:#111;'> 1016B </span>","children":null,"spread":false},{"title":"A100T_PCB PCB ECO 2022-03-13 15-07-02.LOG <span style='color:#111;'> 282B </span>","children":null,"spread":false},{"title":"A100T_PCB PCB ECO 2022-03-12 19-52-29.LOG <span style='color:#111;'> 2.55KB </span>","children":null,"spread":false},{"title":"A100T_PCB PCB ECO 2022-03-20 18-56-33.LOG <span style='color:#111;'> 1.32KB </span>","children":null,"spread":false},{"title":"A100T_PCB PCB ECO 2022-03-20 18-43-53.LOG <span style='color:#111;'> 50.27KB </span>","children":null,"spread":false},{"title":"A100T_PCB PCB ECO 2022-03-20 19-47-54.LOG <span style='color:#111;'> 526B </span>","children":null,"spread":false},{"title":"A100T_PCB PCB ECO 2022-03-20 18-45-09.LOG <span style='color:#111;'> 227B </span>","children":null,"spread":false}],"spread":false},{"title":"0312A100T_bom.xlsx <span style='color:#111;'> 13.55KB </span>","children":null,"spread":false},{"title":"0516A100T_PCB.pdf <span style='color:#111;'> 3.85MB </span>","children":null,"spread":false},{"title":"A100T_PCB_XIA_20220516.zip <span style='color:#111;'> 8.81MB </span>","children":null,"spread":false},{"title":"0516A100T_PCB.PrjPcb <span style='color:#111;'> 38.49KB </span>","children":null,"spread":false},{"title":"FPGA_PWR.SchDoc <span style='color:#111;'> 1.58MB </span>","children":null,"spread":false},{"title":"Project Outputs for 0516A100T_PCB","children":[{"title":"Design Rule Check - A100T_PCB.drc <span style='color:#111;'> 2.16KB </span>","children":null,"spread":false},{"title":"Design Rule Check - A100T_PCB.html <span style='color:#111;'> 11.91KB </span>","children":null,"spread":false}],"spread":false},{"title":"0516A100T_PCB.OutJob <span style='color:#111;'> 11.83KB </span>","children":null,"spread":false},{"title":"FPGA_IO1.SchDoc <span style='color:#111;'> 750.00KB </span>","children":null,"spread":false},{"title":"A100T_PCB.PrjPcbStructure <span style='color:#111;'> 640B </span>","children":null,"spread":false}],"spread":false}],"spread":true}]