[{"title":"( 10 个子文件 4.82MB ) 基于FPGA的TCP/IP数据回环系统:600Mbps高速传输的Verilog实现与优化","children":[{"title":"FPGA","children":[{"title":"2.jpg <span style='color:#111;'> 411.01KB </span>","children":null,"spread":false},{"title":"6.jpg <span style='color:#111;'> 621.35KB </span>","children":null,"spread":false},{"title":"1.jpg <span style='color:#111;'> 126.14KB </span>","children":null,"spread":false},{"title":"5.jpg <span style='color:#111;'> 98.34KB </span>","children":null,"spread":false},{"title":"3.jpg <span style='color:#111;'> 40.57KB </span>","children":null,"spread":false},{"title":"7.jpg <span style='color:#111;'> 818.17KB </span>","children":null,"spread":false},{"title":"4.jpg <span style='color:#111;'> 24.93KB </span>","children":null,"spread":false}],"spread":true},{"title":"操作指南.docx <span style='color:#111;'> 37.24KB </span>","children":null,"spread":false},{"title":"基于FPGA优化的TCP Verilog数据回环代码:经上板验证,高效稳定,网速峰值达600Mbps.md <span style='color:#111;'> 2.59KB </span>","children":null,"spread":false},{"title":"843486275035.pdf <span style='color:#111;'> 116.02KB </span>","children":null,"spread":false}],"spread":true}]