基于TSMC18工艺的1.8V LDO与带隙基准电路设计及Cadence Virtuoso模拟实现

[{"title":"（ 12 个子文件 1.78MB ） 基于TSMC18工艺的1.8V LDO与带隙基准电路设计及Cadence Virtuoso模拟实现","children":[{"title":"使用Cadence Virtuoso在TSMC18工艺下设计1.8V LDO电路，并附带设计报告和工.md <span style='color:#111;'> 2.20KB </span>","children":null,"spread":false},{"title":"模拟IC设计","children":[{"title":"2.jpg <span style='color:#111;'> 224.45KB </span>","children":null,"spread":false},{"title":"6.jpg <span style='color:#111;'> 38.09KB </span>","children":null,"spread":false},{"title":"1.jpg <span style='color:#111;'> 153.89KB </span>","children":null,"spread":false},{"title":"5.jpg <span style='color:#111;'> 36.18KB </span>","children":null,"spread":false},{"title":"8.jpg <span style='color:#111;'> 13.79KB </span>","children":null,"spread":false},{"title":"3.jpg <span style='color:#111;'> 80.34KB </span>","children":null,"spread":false},{"title":"7.jpg <span style='color:#111;'> 19.09KB </span>","children":null,"spread":false},{"title":"9.jpg <span style='color:#111;'> 242.61KB </span>","children":null,"spread":false},{"title":"4.jpg <span style='color:#111;'> 20.31KB </span>","children":null,"spread":false}],"spread":true},{"title":"基于TSMC18工艺的1.8v LDO电路设计与模拟：包括Cadance 1.8v LDO电路、带隙.docx <span style='color:#111;'> 37.52KB </span>","children":null,"spread":false},{"title":"基于TSMC18工艺的1.8V LDO与带隙基准电路设计及Cadence Virtuoso模拟实现.pdf <span style='color:#111;'> 120.17KB </span>","children":null,"spread":false}],"spread":true}]