上传者: dengjack1 
                                    |
                                    上传时间: 2021-03-02 06:50:51
                                    |
                                    文件大小: 4.92MB
                                    |
                                    文件类型: PDF
                                
                            
                                
                            
                                RTL8881AM datasheet
5.1. PACKAGE IDENTIFICATION...........................................................................................................................................6
6. PIN DESCRIPTIONS.........................................................................................................................................................6
6.1. CONFIGURATION UPON POWER ON STRAPPING ...........................................................................................................9
6.2. SHARED I/O PIN MAPPING (DRQFN-164) .................................................................................................................11
6.3. GMAC PIN MODE DESCRIPTION ...............................................................................................................................13
6.3.1. MAC Interface MII/GMII/RGMII Mode Pin Sharing Mappings ..........................................................................13
6.3.2. GMII/RGMII Interface Pin Descriptions..............................................................................................................13
6.3.3. MII MAC Mode Interface Pin Descriptions .........................................................................................................14
6.3.4. MII PHY Mode Interface Pin Descriptions ..........................................................................................................14
7. MEMORY CONTROLLER............................................................................................................................................15
7.1. SDR DRAM CONTROL INTERFACE ...........................................................................................................................15
7.1.1. Features................................................................................................................................................................15
7.1.2. Bank2 and Bank3.........................................