基于FPGA的紫光同创盘古-50k平台四路视频拼接系统的Verilog实现及优化

[{"title":"（ 5 个子文件 6.02MB ） 基于FPGA的紫光同创盘古-50k平台四路视频拼接系统的Verilog实现及优化","children":[{"title":"FPGA","children":[{"title":"2.jpg <span style='color:#111;'> 160.20KB </span>","children":null,"spread":false},{"title":"1.jpg <span style='color:#111;'> 2.80MB </span>","children":null,"spread":false}],"spread":true},{"title":"操作指南.docx <span style='color:#111;'> 38.30KB </span>","children":null,"spread":false},{"title":"基于FPGA的紫光同创盘古-50k平台四路视频拼接系统的Verilog实现及优化.pdf <span style='color:#111;'> 120.89KB </span>","children":null,"spread":false},{"title":"基于FPGA的紫光同创盘古-50k平台4路视频拼接（Verilog，支持HDMI、摄像头、以太网输入，可复用及任意组合）.html <span style='color:#111;'> 3.96MB </span>","children":null,"spread":false}],"spread":true}]