SiFive的Freedom平台源文件存储库Freedom.zip

上传者: 39840387 | 上传时间: 2023-10-17 15:45:54 | 文件大小: 47KB | 文件类型: ZIP
SiFive 的 Freedom 平台源文件存储库,包含由 SiFive 为其 Freedom E300 和 U500 平台创建的 RTL 。 Freedom E310 Arty FPGA 开发套件 Freedom E300 平台,旨在映射到 Arty FPGA 评估套件。 Freedom U500 VC707 FPGA 开发套件Freedom U500 平台,旨在映射到 VC707 FPGA 评估套件。 这两个系统自主地启动,并且可以通过外部调试器控制。Freedom E310(FE310)是Freedom Everywhere系列定制SoC的第一个成员。 FE310专为微控制器,嵌入式,物联网和可穿戴应用而设计,配有SiFive的E31 CPU Coreplex,一个高性能,32位RV32IMAC内核。 运行在320 MHz,FE310是市场上最快的微控制器之一。其他特性包括16KB L1指令缓存,16KB数据SRAM暂存器,硬件乘法/除法,调试模块,片上振荡器和PLL的灵活时钟生成以及各种外设,包括UART,QSPI,PWM和定时器 。 多电源域和低功耗待机模式确保了各种应用可以受益于FE310。FE310是业界首款开源RISC-V SoC。 SiFive已经向开源社区贡献了FE310 RTL代码。 这意味着你可以看到芯片里面什么,完全了解硬件的工作原理。RTL代码还使芯片设计人员能够在基本FE310之上定制自己的SoC。 对于没有芯片设计能力的系统架构师,开发人员或公司,SiFive的“芯片即服务”产品可以定制FE310以满足他们的独特需求。

文件下载

资源详情

[{"title":"( 43 个子文件 47KB ) SiFive的Freedom平台源文件存储库Freedom.zip","children":[{"title":"freedom-master","children":[{"title":".gitmodules <span style='color:#111;'> 401B </span>","children":null,"spread":false},{"title":"Makefile.vcu118-iofpga <span style='color:#111;'> 752B </span>","children":null,"spread":false},{"title":"Makefile.veraiofpga <span style='color:#111;'> 834B </span>","children":null,"spread":false},{"title":"Makefile.vcu118-iofpga-nvdla <span style='color:#111;'> 831B </span>","children":null,"spread":false},{"title":"common.mk <span style='color:#111;'> 3.00KB </span>","children":null,"spread":false},{"title":"fpga-shells","children":null,"spread":false},{"title":"Makefile.vcu118-u500devkit <span style='color:#111;'> 947B </span>","children":null,"spread":false},{"title":"rocket-chip","children":null,"spread":false},{"title":"bootrom","children":[{"title":"sdboot","children":[{"title":"linker","children":[{"title":"memory.lds <span style='color:#111;'> 640B </span>","children":null,"spread":false},{"title":"sdboot.elf.lds <span style='color:#111;'> 2.48KB </span>","children":null,"spread":false}],"spread":true},{"title":"common.h <span style='color:#111;'> 127B </span>","children":null,"spread":false},{"title":"kprintf.h <span style='color:#111;'> 1.04KB </span>","children":null,"spread":false},{"title":"include","children":[{"title":"bits.h <span style='color:#111;'> 915B </span>","children":null,"spread":false},{"title":"const.h <span style='color:#111;'> 409B </span>","children":null,"spread":false},{"title":"platform.h <span style='color:#111;'> 3.68KB </span>","children":null,"spread":false},{"title":"sections.h <span style='color:#111;'> 380B </span>","children":null,"spread":false},{"title":"devices","children":[{"title":"clint.h <span style='color:#111;'> 292B </span>","children":null,"spread":false},{"title":"uart.h <span style='color:#111;'> 750B </span>","children":null,"spread":false},{"title":"spi.h <span style='color:#111;'> 2.12KB </span>","children":null,"spread":false},{"title":"gpio.h <span style='color:#111;'> 643B </span>","children":null,"spread":false},{"title":"plic.h <span style='color:#111;'> 861B </span>","children":null,"spread":false}],"spread":false},{"title":"smp.h <span style='color:#111;'> 3.64KB </span>","children":null,"spread":false},{"title":"riscv_test_defaults.h <span style='color:#111;'> 1.46KB </span>","children":null,"spread":false}],"spread":false},{"title":"kprintf.c <span style='color:#111;'> 1.25KB </span>","children":null,"spread":false},{"title":"head.S <span style='color:#111;'> 366B </span>","children":null,"spread":false},{"title":"Makefile <span style='color:#111;'> 1.33KB </span>","children":null,"spread":false},{"title":"sd.c <span style='color:#111;'> 3.77KB </span>","children":null,"spread":false}],"spread":true},{"title":"U540Config.dts <span style='color:#111;'> 11.54KB </span>","children":null,"spread":false},{"title":"xip","children":[{"title":"xip.S <span style='color:#111;'> 267B </span>","children":null,"spread":false},{"title":"Makefile <span style='color:#111;'> 951B </span>","children":null,"spread":false}],"spread":true}],"spread":true},{"title":"LICENSE <span style='color:#111;'> 11.08KB </span>","children":null,"spread":false},{"title":"src","children":[{"title":"main","children":[{"title":"scala","children":[{"title":"unleashed","children":[{"title":"vera","children":[{"title":"iofpga","children":[{"title":"FPGAChip.scala <span style='color:#111;'> 11.44KB </span>","children":null,"spread":false}],"spread":false}],"spread":false},{"title":"DevKitConfigs.scala <span style='color:#111;'> 2.04KB </span>","children":null,"spread":false},{"title":"IOFPGADesign.scala <span style='color:#111;'> 9.48KB </span>","children":null,"spread":false},{"title":"DevKitFPGADesign.scala <span style='color:#111;'> 5.44KB </span>","children":null,"spread":false}],"spread":false},{"title":"everywhere","children":[{"title":"e300artydevkit","children":[{"title":"System.scala <span style='color:#111;'> 1.65KB </span>","children":null,"spread":false},{"title":"Config.scala <span style='color:#111;'> 2.19KB </span>","children":null,"spread":false},{"title":"Platform.scala <span style='color:#111;'> 6.20KB </span>","children":null,"spread":false},{"title":"FPGAChip.scala <span style='color:#111;'> 7.63KB </span>","children":null,"spread":false}],"spread":false}],"spread":false}],"spread":true}],"spread":true}],"spread":true},{"title":"build.sbt <span style='color:#111;'> 1.23KB </span>","children":null,"spread":false},{"title":"sifive-blocks","children":null,"spread":false},{"title":"Makefile.vc707-u500devkit <span style='color:#111;'> 942B </span>","children":null,"spread":false},{"title":".gitignore <span style='color:#111;'> 51B </span>","children":null,"spread":false},{"title":"Makefile.vc707-iofpga <span style='color:#111;'> 748B </span>","children":null,"spread":false},{"title":"README.md <span style='color:#111;'> 4.29KB </span>","children":null,"spread":false},{"title":"Makefile.e300artydevkit <span style='color:#111;'> 880B </span>","children":null,"spread":false},{"title":"nvidia-dla-blocks","children":null,"spread":false}],"spread":false}],"spread":true}]

评论信息

免责申明

【只为小站】的资源来自网友分享,仅供学习研究,请务必在下载后24小时内给予删除,不得用于其他任何用途,否则后果自负。基于互联网的特殊性,【只为小站】 无法对用户传输的作品、信息、内容的权属或合法性、合规性、真实性、科学性、完整权、有效性等进行实质审查;无论 【只为小站】 经营者是否已进行审查,用户均应自行承担因其传输的作品、信息、内容而可能或已经产生的侵权或权属纠纷等法律责任。
本站所有资源不代表本站的观点或立场,基于网友分享,根据中国法律《信息网络传播权保护条例》第二十二条之规定,若资源存在侵权或相关问题请联系本站客服人员,zhiweidada#qq.com,请把#换成@,本站将给予最大的支持与配合,做到及时反馈和处理。关于更多版权及免责申明参见 版权及免责申明