[{"title":"( 7 个子文件 2.28MB ) 两级运算放大器电路版图设计:基于Cadence 618 TSMC 18nm工艺的高性能参数实现","children":[{"title":"模拟集成电路","children":[{"title":"2.jpg <span style='color:#111;'> 223.40KB </span>","children":null,"spread":false},{"title":"1.jpg <span style='color:#111;'> 48.35KB </span>","children":null,"spread":false},{"title":"3.jpg <span style='color:#111;'> 294.71KB </span>","children":null,"spread":false},{"title":"4.jpg <span style='color:#111;'> 407.61KB </span>","children":null,"spread":false}],"spread":true},{"title":"720254359847.pdf <span style='color:#111;'> 114.45KB </span>","children":null,"spread":false},{"title":"两级运算放大器电路版图设计心得:TSMC工艺、87dB低频增益、80相位裕度.md <span style='color:#111;'> 3.06KB </span>","children":null,"spread":false},{"title":"【技术分享】基于CADENCE 618的两级运算放大器电路版图设计及仿真过程详解.docx <span style='color:#111;'> 37.78KB </span>","children":null,"spread":false}],"spread":true}]