[{"title":"( 32 个子文件 21KB ) Vivado配置Sublime+Sublime实现VHDL语法实时检查插件sublime-vhdl-master.zip","children":[{"title":"sublime-vhdl-master","children":[{"title":"Syntaxes","children":[{"title":"syntax_test_vhdl.vhd <span style='color:#111;'> 2.01KB </span>","children":null,"spread":false},{"title":"VHDL.tmLanguage <span style='color:#111;'> 58.36KB </span>","children":null,"spread":false}],"spread":true},{"title":"VHDL-Comments.YAML-tmPreferences <span style='color:#111;'> 117B </span>","children":null,"spread":false},{"title":"VHDL.sublime-build <span style='color:#111;'> 121B </span>","children":null,"spread":false},{"title":"Commands","children":[{"title":"Tidy.tmCommand <span style='color:#111;'> 828B </span>","children":null,"spread":false},{"title":"instantiate entity.tmCommand <span style='color:#111;'> 3.69KB </span>","children":null,"spread":false},{"title":"instantiate component.tmCommand <span style='color:#111;'> 3.75KB </span>","children":null,"spread":false}],"spread":true},{"title":".gitignore <span style='color:#111;'> 9B </span>","children":null,"spread":false},{"title":"Snippets","children":[{"title":"while.sublime-snippet <span style='color:#111;'> 218B </span>","children":null,"spread":false},{"title":"elsif.sublime-snippet <span style='color:#111;'> 170B </span>","children":null,"spread":false},{"title":"if.sublime-snippet <span style='color:#111;'> 170B </span>","children":null,"spread":false},{"title":"sprocess.sublime-snippet <span style='color:#111;'> 282B </span>","children":null,"spread":false},{"title":"package.sublime-snippet <span style='color:#111;'> 249B </span>","children":null,"spread":false},{"title":"signed_downto.sublime-snippet <span style='color:#111;'> 176B </span>","children":null,"spread":false},{"title":"vhdl_template.sublime-snippet <span style='color:#111;'> 452B </span>","children":null,"spread":false},{"title":"process.sublime-snippet <span style='color:#111;'> 233B </span>","children":null,"spread":false},{"title":"for.sublime-snippet <span style='color:#111;'> 229B </span>","children":null,"spread":false},{"title":"unsigned_downto.sublime-snippet <span style='color:#111;'> 180B </span>","children":null,"spread":false},{"title":"unsigned_range.sublime-snippet <span style='color:#111;'> 182B </span>","children":null,"spread":false},{"title":"case.sublime-snippet <span style='color:#111;'> 225B </span>","children":null,"spread":false},{"title":"signed_range.sublime-snippet <span style='color:#111;'> 178B </span>","children":null,"spread":false},{"title":"aprocess.sublime-snippet <span style='color:#111;'> 347B </span>","children":null,"spread":false},{"title":"architecture.sublime-snippet <span style='color:#111;'> 262B </span>","children":null,"spread":false},{"title":"entity.sublime-snippet <span style='color:#111;'> 263B </span>","children":null,"spread":false},{"title":"loop.sublime-snippet <span style='color:#111;'> 202B </span>","children":null,"spread":false},{"title":"std_logic_vector_downto.sublime-snippet <span style='color:#111;'> 198B </span>","children":null,"spread":false},{"title":"else.sublime-snippet <span style='color:#111;'> 146B </span>","children":null,"spread":false},{"title":"forg.sublime-snippet <span style='color:#111;'> 241B </span>","children":null,"spread":false},{"title":"entity_architecture.sublime-snippet <span style='color:#111;'> 390B </span>","children":null,"spread":false},{"title":"std_logic_vector_range.sublime-snippet <span style='color:#111;'> 200B </span>","children":null,"spread":false}],"spread":false},{"title":"VHDL-Comments.tmPreferences <span style='color:#111;'> 503B </span>","children":null,"spread":false},{"title":"README.md <span style='color:#111;'> 148B </span>","children":null,"spread":false}],"spread":true}],"spread":true}]